ADIC SNC 5100 Uživatelská příručka Strana 205

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 228
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 204
POST Boot Behavior 197
6-00020-02
SNC 5100
POST Error Codes
The Power-On-Self-Test (POST) is responsible for testing the integrity of the
processors SDRAM. After testing SDRAM POST will attempt to transfer
control to either the default bootrom image or an alternate image.
POST can also download binary images over the service port and write them to
flash memory. This enables POST to perform a minimal amount of emergency
recovery from FLASH errors.
POST Boot Behavior
ROM Init
Figure 10 ROM Init
After applying power the ERR LED will illuminate.
At this time postInit code initializes the processors internal registers and
subsystems, including the SDRAM controller.
The processors internal RAM is used as a tiny-stack for this stage of POST.
Control is then passed to the
IpostMain routine for the SDRAM memory.
Zobrazit stránku 204
1 2 ... 200 201 202 203 204 205 206 207 208 209 210 ... 227 228

Komentáře k této Příručce

Žádné komentáře